New single-receiver/single-transmitter/single-buffer node structures for two-connected multihop transparent optical packet-switching network8 with deflection routing are introduced. A ShuBeNet topology an uniform trafic is adopted to compare various shared optical memory schemes and their control algorithms. These simple structures minimize the number of crossbar switches needed at the node and have moderate control complexity, while still yielding high throughput and low delay. Analytical results are obtained by an estension of the existing theory and verified by simulation.
Introduction
Packet switching Transparent Optical Networks (TONs) have recently become the focus of much research towards faster multiuser data communications.
The basic idea behind TONS is to modulate data packets onto a lightwave carrier and let these optical packets propagate through intermediate nodes in the network to the end destination, without conversion to electronic form. Leaving packets in optical form throughout their path allows using much higher data rates than conventional networks and -when the technology matures -possibly a cheaper implementation of the network nodes.
In Wavelength Division Multiplexing (WDM) TONs, optical channels between nodes are provided by dedicated wavelengths within a single fiber, and there may be time-sharing of these channels. This singlemedium configuration allows a quite flexible topological rearrangement of the nodes without having to deploy new fiber, and minimizes the required amount of fiber.
In Space Switching (SS) TONs, optical channels are provided by dedicated optical fibers between nodes, and there is time-sharing of a single wavelength within each of these links. Much more fiber has to be deployed, and the topology is not rearrangeable, but l) the network is much more reliable, an essential requirement for metropolitan and wide area networks, and 2) much higher data rates per channel can be transmitted, having each user the whole fiber bandwidth (actually the optical amplifiers' bandwidth) at its disposal.
As the inlout node degree of multihop SS topologies is increased, the amount of deployed fiber and the node complexity increase, but network reliability and throughput increase as well. For optical implementation, an inlout degree of 2 seems to be a reasonable compromise.
Early work on the structure of all-optical nodes in noise proportionally to their gain. This noise accumulates from node to node in these non-regenerative networks. At extremely high bit rates this might impose severe limits on the physical size of the network Fast-access optical buffers can be implemented with fiber delay loops. Store-and-forward (S&F) is not feasible in very high bit rate TONS, due to the limited number of optical buffers that can be added at each node to keep a low power loss and low control complexity. Optical amplification in the memory loop -a noisy and costly process -can be avoided with deflection routing This paper will present new structures of the optical nodes in two-connected multihop Space Switching Transparent Optical Networks in which only one receiver (U) and one transmitter (TX) are provided a t each node. These solutions are meaningful for very high data rates, exceeding 1 Gb/s. Extremely simple nodes, with a few crossbar switches, and using nonpriority deflection routing with only one fiber-loop o p tical memory will be presented and their performance in uniform traffic analyzed. The well-known ShuffleNet topology (SN) [7] will be used to compare the new structures and their control algorithms in terms of throughput and average number of hops. Section 2 introduces the new node schemes and section 3 specifies their control algorithms. Section 4 details the steady state analysis in uniform traffic. Section 5 presents the numerical results.
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2 New schemes for the optical node Fig. la shows the node scheme used in [3] adapted for a single T X / M and no buffers. Solid lines indicate optical fibers and dashed lines electronic controls. Each optical input has an add/drop switch for local traffic, and a routing block performs the output switching. Only one add/drop switch at a time is used for TX/RX operations. If no extra toggles are used, there is a 3dB power loss for both the TX and RX signal l . The advantage of this parallel configuration is that only one switch in the add/drop block is crossed by each flow-through channel. An alternative cascaded configuration is shown in Fig. lb . Here there is no splitting of the T X / U signals. However two switches are crossed by one input channel, producing an unbalance of the optical power level at the routing switch. Both figures show that the node consists of a 3x3 optical switch. The minimum number of 2x2 switches to form a non-blocking 3x3 switch is three. This structure will be referred to as SShp, as it implements deflection routing without buffers (hotpotato [5] ).
The routing block may instead contain optical buffers. A simple output shared optical memory for this block, making use of fiber delay loops, has been introduced in [8] and a novel control scheme has been proposed and analyzed in [3] . Fig. 2 shows the structure of the node with the above mentioned memory with a one-packet fiber delay used as a buffer. The add/drop block can be either of the two shown in Fig. 1 . This output shared memory node with 4 switches will be referred to as 4SoutM.
If S3 is removed (which logically corresponds to setting it permanently in bar position) a 3-switch node is obtained where switch S1 is shared between TX/RX and buffering operations. It will be referred to as Also, when receiving a packet and simultaneously transmitting one using the same addfdrop switch, part of the TX power loops bsdc to the RX together with the incoming packet. This known interference could in principle be cancelled out, but in practice two extra off-line switches will be added for the TX and Rx to toggle between addfdrop switches. 3southf. Here the add/drop block must be in the cascaded configuration.
Unfortunately in the previous structures the receiver cannot access the optical buffer. If two packets for the node are received in the same slot, one will be missed. Fig. 3 shows that, if the buffering block precedes the add/drop block, the buffer can be shared between routing and TX/RX operations. Simultaneous reception from both input links is now possible by storing one of the packets. The add/drop block can be either of the two shown in Fig. 1 . This structure will be referred to as 4SinM.
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Buffer control under non-priority deflection routing
Having defined the structures, the next step is to specify how to control the switches according to the destination of the input packets and of the packet awaiting transmission, given the destination of the possible packet in the buffer. The controller is an electronic processor capable of performing all routing decisions and switch settings within the duration of a packet. If this is too demanding, computations can be broken into sequential steps and pipelined, provided that the processing time of the slowest step be shorter than the packet duration [l] .
A slotted network operation will be assumed in the following, as the complexity of the controller is lower than in asynchronous arrivals.
The most general structure of a node with 2 inputs, 2 outputs, single TX/RX and n output shared buffers is shown in Fig. 4 . All the proposed 1-buffer structures fit the model with n = 1, where only a subset of the possible switch permutations are allowed. Packets arriving at inputs I1 and 12 and from the buffers Absorb FM packets first. This will also make room for transmission. A miss will occur only if all sorted slots are FM.
If TX-possible, join TX packet to SORT classes.
Next assign packets to 0 1 and 0 2 . Priorities are: (C~S,C~S),DCS,ES,FMS.
4.1) Cares are routed first. Unavoidable deflections
occur when the two inputs and all buffers care for the same output. It is thus essential to let care packets out as soon as possible. Hence a general rule is to preferably store Es,DCs,FMs, which are equivalent to empty slots for routing purposes. 4 .2) DCs are routed after Cares. This may force DC packets to stay in the node's buffers for many slots. This might not add appreciably to their total delay if the link-propagation delay is much longer than the slot length, as in very high speed networks.
3d.4.3
4.3)
Route out FMs as a last resort. It is better to deflect a care flow-through packet than to miss a FM packet. This is true even when a miss might add more hops than a specific deflection, since a care packet in memory is likely to cause a deflection at the next slot, while a FM is not since it will be (most probably) absorbed. Note also that in some topologies, like SN, a packet that cannot be absorbed and has to be routed out will have a preferred output, i.e. it becomes a care packet. In some other topologies, like the Manhattan Street Network (MS) [6] , a missed packet becomes don't care instead, but this little advantage has a negligible impact on performance in structures with buffers available to the RX, since a miss is a low probability event.
)
All remaining slots are stored in random order.
For the single buffer case, a rearrangeably nonblocking 4x4 optical switch can be built with a minimum of five 2x2 switches [lo] . Therefore this complete shared memory structure with the above control will be referred to as 5SshM. Next, the controllers of structures 4SoutM, 3 S m t M and 4SinM will be described. These are the controls that give the best throughput figures we have found so far. Only the setting of the input switch will be detailed, since the TX/RX switch is just for absorption/injection, and the output routing switch implements a simple non-priority hot-potato routing of its input packets. else store Es or DCs Randomization of S 1 in line 1 ensures equal treatment of both channels. Absorption of FM packets is the first action, as seen in line 2. Line 3 accounts for the fact that two care non-conflicting packets cannot be routed out directly, as the buffer cannot be bypassed. With no information about next TX packet, either care can be stored. If next TX packet is known, the right care could be stored to avoid a conflict at the next slot. Line 4 routes empty slots to the TX for possible injection. This is called TX-priority. The disadvantage is that this way care packets might get stored, thus increasing the deflection probability at the next slot. However at high loads most empty slots for the TX are provided by absorptions of FMs. Thus TX-priority has effect at low loads and yields higher throughput than a non-TX-priority rule where Es are preferably stored to avoid deflections at the next slot. As shown in lines 5 and 6 , conflicts with the memory are resolved by storing the conflicting input.
The main advantage of shifting the buffering block ahead of the add/drop block is that the miss probability gets drastically reduced at almost no expense of deflections, since stored FMs are equivalent to empty slots in most input/TX configurations. Here is a description of the settings of S1 and of memory updates. 
3) 4SinM
The presence of the TX-access switch S2 allows avoiding conflicts with the TX at the present slot, as seen in line 5. The other task of switch S2 is to get Es or FMs to the TX.
The next section will present an analytical procedure to evaluate the performance of these structures. 
Definitions and specifications
The steady state behavior in uniform traffic of a two-connected regular mesh network will now be analyzed.
Steady state analysis in uniform traffic
Regular means each node is topologically equivalent to all other nodes. Since in uniform traffic all nodes have identical statistical behavior, it is enough to focus on a single node to get the global network behavior. SN is an example of regular network.
A common clock is distributed to all nodes, so that node operations are performed in fixed length time slots.
New arrivals at each node are collected in an electronic FIFO TX queue, waiting to be injected in the network. Size and average occupancy of this queue will not be treated here, since the main focus is on the optical transport part of the network. Arrivals are assumed to occur at the same rate and independently at each node. It is assumed that at each node the destination of new packets is chosen independently of other nodes and independently of previously admitted packets, and is drawn from a distribution that is uniform on all other nodes. This is the uniform traffic pattern. The assumed regularity of the network and the randomness associated with deflection routing help keep this homogeneous traffic pattern.
As already seen, the node throughput T, i.e. the average number of packets inserted f absorbed per slot by the node at equilibrium, and the number of hops D taken on the average by a packet to reach its destination are related by Little's law (1) to the link utilization U , which is the probability that an input link is occupied by a packet at each clock. Network regularity and uniform traffic pattern ensure that U is the same for both inputs.
The total delay of a packet, once injected in the network, is the sum of the propagation delay, propor- Let g be the probability that the node's TX buffer has at least one queued packet per slot. It will be referred to as the offered traffic, i.e. the traffic offered to the transport part of the network.
Let r be the probability that an input link contains a packet for the node, given that the link is full. It will be called reach probability.
Let P d c be the probability that an input link contains a flow-through don't care packet, given that the link is full. It will be called don't care probability.
The fundamental assumption of the model is that arrivals at the two input ports are independent white processes [ 113. This approximation makes sense in large mesh networks in uniform traffic and with a random routing rule like deflection routing. At each clock, each node's input link can be E with probability 1 -U , DC with probability UP&, FM with probability UT and care (C1 or C2) otherwise. It is assumed that Cls and Cas are equally likely '.
Also, each packet presented by the TX to the network can be E with probability 1 -g, DC with probability gPdc0 and care otherwise, being CIS and Cas equally likely in generation by the uniform traffic assumption. PdcO is the fraction of network nodes that can be reached from either output link of the transmitting node in the same minimum number of hops. It just depends on the selected regular topology.
Finally, at steady state, the buffers can be E1DC,C2,C1,FM with probabilities depending on U , r, Pdc and on the controller algorithm.
Solution procedure
The offered traffic, g, is the free network parameter and the objective is to express all other quantities as a function of g only. In particular, throughput and delay curves T(g) and D(g) will be found.
The first step is to obtain the steady state memory probabilities. These are obtained as the equilibrium probabilities of a markov chain whose states are the possible memory configurations (for 1 buffer these states are E1DC,C2,C1,FM) and whose transitions depend on the controller algorithm and on the input probabilities g , PdcO, U , T , Pdc [3] .
Then, by conditioning on all possible input triplets of independent random variables {Ill la, TX) and on all possible memory configurations {MI, .., Mn} and by averaging out, it is possible, for a specific node structure and control, to find the quantities:
1) a = probability that an input FM packet is absorbed.
2) d, = probability that an input FM packet is missed and deflected.
3) d = probability that an input care packet is deflected. 4) do = probability that an injected TX packet is deflected. These computations are extremely tedious and can be automatized using a symbolic software tool like Mathematica.
It remains now to find T , P d c . As a byproduct, D will also be found. The procedure appeals to the uniform traffic assumption, in which every packet is a "typical" packet. It is thus a matter of following the trajectory of a typical or test packet hopping towards its final destination in a "uniform gas" of competing packets. The random walk of the test packet can be visualiged as an absorbing markov chain whose states coincide with the network nodes [12] , [3] .
For some topologies like SN it is possible to speed up the computation by drastically reducing the number of states in the chain. This is done by combining together in a single state all nodes with same distance to destination. The test packet thus performs a ran- 
Results
All the curves presented next have been found for a 64node ShuffleNet by the previous analytical procedure and verified by simulation. There's a perfect agreement between analysis and simulation on the scale shown. Fig. 5 summarizes throughput results for the proposed structures.
First consider the curves for 3Shp and 4SoutM. Dashed lines refer to the same structures but with two receivers [3] . The gap between solid and dashed lines accounts for the effect of missing FM packets. The throughput degrades more in 4SoutM, i.e. when buffers are added.
Structure 4SinM reduces the miss probability without significantly degrading the deflection proba, bility, so that it has higher throughput than 4SoutM. This proves the positive effect of shifting buffering at the input for single TX/RX nodes.
Structures with fewer switches present lower throughput since the control is less flexible. However note how well structure 3SoutM compares with the 4switch nodes.
The curve for the non-blocking switch 5SshM with a single buffer provides the highest throughput, even higher than 4SoutM with 2 U s , since 1 ) it better handles two non-conflicting input care packets and 2) it reduces blocking in the TX FIFO queue by storing, when possible, TX packets in the shared optical buffer. However, in a practical optical implementation, buffered packets might need to cross the 4x4 switch many times, each time crossing two to three 2x2 switches. The power loss on such buffered packets could turn out to be unacceptably high. of 2x2 switch crossings per input channel no higher than 3 (using the parallel structure of the add/drop block when possible). Most importantly, buffered and unbuffered packets will experience the same loss. Fig. 6 shows the corresponding curves for the average number of hops. Although the 4SoutM structure with two receivers (lower dashed line curve) has lower delay than 5SshM in the low/mid load g range, the value of U (and the throughput) is higher for 5SshM as it uses the optical buffer also to store TX packets that would otherwise be blocked in the electronic TX queue.
The full-load throughput figures should be compared to the highest achievable value Tmaz = 2/Dmin, where Dmin is the average number of hops when deflections and misses never occur. Fig. 7 shows how the normalized throughput TIT,,, scales with network size in SN(2,k) topologies, for k = 3, .., 10. The relative throughput for 3Shp quickly degrades from over 50% to about 30%. Buffered structures show instead a stable behavior, with little degradation with increasing network size. Structure 3SoutM shows a maximum for a 160-node S N . The throughput differences among 3SoutM,4SoutM and 4SinM tend to level off for big networks, where their throughput settles around 70% for 10000 nodes. The efficient 5SshM degrades less than all other structures, with relative throughput around 80%.
Conclusions
New low-loss single-receiver single-buffer optical node structures for deflection routing TONS have been proposed and analyzed in uniform traffic. Results have been presented for a S N topology, although they qualitatively still hold for other regular topologies.
These new structures point t o the feasibility of extremely simple, low-loss optical nodes that allow very fast electronic routing control.
The effect on throughput of adding flexibility to the input switching process has been analyzed by comparing nodes with 3, 4 and 5 switches. Important differences in power loss per input channel among the various structures have been pointed out.
It has been shown that throughput results scale well with network size for buffered structures.
Future work will establish how the structures behave in non-uniform traffic with the aid of distancepriority rules to resolve contentions.
Appendix
This procedure can be applied to any regular topology, whether or not a reduced state-space can be used. However, for illustration purposes, a S N topology will be used.
A specific example of the absorbing markov chain describing the random walk of the test packet towards its destination is given in Fig. 8 for a 64node SN(2,4) A SN(q,k) topology has N = k q k nodes arranged in k columns of qk nodes each, and there is a perfect shufRe connection among nodes in adjacent columns [7] . The maximum distance between nodes is La, = 2k -1. Fix a destination node. All nodes reachable in less than k + 1 hops proceeding backwards are Care with respect to that destination. All the remaining nodes, at distance k + 1, .., 2k -1 are don't care. A deflection of the test packet flowing towards that destination at a node at distance i brings the packet back to the set of nodes at distance i+k-1. A deflection at the destination node brings the packet back at distance 2k -1, while a miss brings it back at distance k -1.
Finally, there are q' nodes at distance 1 5 i 5 k -1, and qk -qi-k nodes at distance k 5 i 5 2k -1. SN(2,4) topology. 3d.4.7 every step after the first hop, in which the packet is at the TX port of the node, label 4 changes in d .
The nodes represent the distance in hops of the test packet to its destination. A fictitious absorbing state A has been added to take into account the possibility of missing the test packet at its destination.
For this model to hold, it is necessary that the controller's treatment of both input links be the same, so that it is not required to know which link the packet comes from. Also, this reduced-state chain is not directly applicable to topologies l i e MS in which a set of nodes at the same distance can be partly care and partly don't care.
The transition probabilities can be organized in a transition matrix 11 for all steps t = 1,2, .... 2) the Expected Number of visits to don't care nodes at which the test packet is flow-through is ENdc = p * (n' * dc); 3) the Expected Number of visits to any node before absorption, i.e. the average number of hops before reception, is D = p * (N * all).
From these, an estimate of the don't care and reception probability are formed as
The first equation estimates Pdc as the fraction of time the test packet is don't care flow-through. It is easy to find that ENjm = l/a. Since r a is the unconditional probability of absorption, Little's law gives r a = l/D, which justifies the second equation in (A.1).
This procedure, making use of the fundamental matrix of the absorbing chain, can be substantially faster than previously reported iterative methods [12] , [3] when efficient matrix-inversion algorithms are available.
